


Home (<https://ipindia.gov.in/>) About Us (<https://ipindia.gov.in/Home/AboutUs>) Policy & Programs (<https://ipindia.gov.in/Home/policypages>)
 Achievements (<https://ipindia.gov.in/Home/achievementspage>) RTI (<https://ipindia.gov.in/Home/righttoinformation>)
 Sitemap (<https://ipindia.gov.in/Home/Sitemap>) Contact Us (<https://ipindia.gov.in/Home/contactus>)

[Skip to Main Content](#)



(<http://ipindia.nic.in/index.htm>)



(<http://ipindia.nic.in/ind>)

Patent Search

Invention Title	Multiplier-Free FIR Filter Architecture Using APG and APM Logic
Publication Number	01/2026
Publication Date	02/01/2026
Publication Type	INA
Application Number	202541126297
Application Filing Date	13/12/2025
Priority Number	
Priority Country	
Priority Date	
Field Of Invention	ELECTRONICS
Classification (IPC)	H03H 17/06, H03H 17/02, G06F 17/15, H03H 17/00, G06F 17/10

Inventor

Name	Address	Country	Nat
Dr. G Prasanna Kumar	Professor, Department of ECE, Vishnu Institute of Technology, Vishnupur, Bhimavaram, West Godavari District, Andhra Pradesh 534202	India	Indi
Dr. B V V Satyanarayana	Professor, Department of ECE, Vishnu Institute of Technology, Vishnupur, Bhimavaram, West Godavari District, Andhra Pradesh 534202	India	Indi
Md Abdul Mujeer Mujaheed	Student, Department of ECE, Vishnu Institute of Technology, Vishnupur, Bhimavaram, West Godavari District, Andhra Pradesh 534202	India	Indi
A K Chaitanya Varma	Associate Professor, Department of ECE, Vishnu Institute of Technology, Vishnupur, Bhimavaram, West Godavari District, Andhra Pradesh 534202	India	Indi
D Durga Prasad	Assistant Professor, Department of ECE, Vishnu Institute of Technology, Vishnupur, Bhimavaram, West Godavari District, Andhra Pradesh 534202	India	Indi
Prudhvi Raj Budumuru	Assistant Professor, Department of ECE, Vishnu Institute of Technology, Vishnupur, Bhimavaram, West Godavari District, Andhra Pradesh 534202	India	Indi

Applicant

Name	Address	Country	Nation
Vishnu Institute of Technology	Sri Vishnu Education Society, Kovvada Rd, Vishnupur, Kovvada, Andhra Pradesh 534202	India	India

Abstract:

The invention provides a multiplier-free finite impulse response (FIR) filter architecture employing an Array Product Generator (APG) and a multiplexer-based partial product selector (APM) to perform convolution without hardware multipliers. An input shift-register array supplies bitwise sample values to the APG, which generates coefficient-dependent partial products using precomputed bit patterns stored in coefficient memory. A multiplexer network selects the appropriate partial products, which are routed through an alignment network and accumulated in a pipelined adder structure to produce the final FIR output. A centralized control and timing unit synchronizes all computational stages, while an output register provides stable filtered results. The architecture achieves reduced hardware complexity, lower power consumption, and high throughput performance suitable for FPGA and VLSI platforms.

Complete Specification**Description: FIELD OF THE INVENTION**

[001] The present invention relates generally to the field of digital signal processing (DSP) and hardware-efficient implementation of finite impulse response (FIR) filters on integrated circuits. More particularly, the invention pertains to a multiplier-free FIR filter architecture suitable for Very-Large-Scale Integration (VLSI) and Field-Programmable Gate Array (FPGA) platforms, wherein filter products are generated without the use of conventional hardware multipliers. The invention utilizes an Array Product Generator (APG) and a Multiplexer-based selection mechanism (APM/MUX) configured to replace multiplier operations with shift-and-add logic and coefficient-decoded patterns, thereby achieving significantly reduced hardware complexity, lower power consumption, improved area-delay performance, and enhanced suitability for low-power and high-speed DSP applications.

BACKGROUND OF THE INVENTION

[002] Finite Impulse Response (FIR) filters constitute a fundamental building block in a wide range of digital signal-processing (DSP) applications, including wireless communication systems, biomedical instrumentation, audio and speech processing, radar systems, and embedded sensor processing. Traditional FIR filter implementations rely on the multiply-accumulate (MAC) paradigm, wherein each filter tap requires a multiplication between an input sample and its corresponding coefficient followed by an accumulation operation. As filter orders increase or high-throughput operation is required, the number of multipliers grows proportionally, thereby imposing substantial

[View Application Status](#)


**Department of Industrial
Policy and Promotion**
Government of India

Terms & conditions (<https://ipindia.gov.in/Home/Termsconditions>) Privacy Policy (<https://ipindia.gov.in/Home/Privacypolicy>)

Copyright (<https://ipindia.gov.in/Home/copyright>) Hyperlinking Policy (<https://ipindia.gov.in/Home/hyperlinkingpolicy>)

Accessibility (<https://ipindia.gov.in/Home/accessibility>) Contact Us (<https://ipindia.gov.in/Home/contactus>) Help (<https://ipindia.gov.in/Home/help>)

Content Owned, updated and maintained by Intellectual Property India, All Rights Reserved.

Page last updated on: 26/06/2019